This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignina 22313-1450 www.uspto.gov

DATE MAILED: 07/10/2003

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/028,039	12/20/2001	Paul A. Thatcher	10019976-1	2993	
75	90 07/10/2003				
HEWLETT-PACKARD COMPANY Intellectual Property Administration P.O. Box 272400 Fort Collins, CO 80527-2400			EXAMINER		
			DESTA, ELIAS		
ron Collins, CC	0 80327-2400		ART UNIT	PAPER NUMBER	
			2857		

Please find below and/or attached an Office communication concerning this application or proceeding.

					W			
		Application No.		Applicant(s)	216			
		10/028,039		THATCHER ET AL.				
· Office Action Summary		Examiner		Art Unit				
		Elias Desta		2857				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover	sheet with the co	rrespondence add	ress			
THE - Exte after - If the - If NO - Failu - Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, howey within the statutory mir will apply and will expire cause the application to	ever, may a reply be time imum of thirty (30) days SIX (6) MONTHS from the become ABANDONED	ely filed will be considered timely. ne mailing date of this com (35 U.S.C. § 133).	.· nmunication.			
1) 🖂	Responsive to communication(s) filed on 20_L	December 2001						
2a)□	• • • • • • • • • • • • • • • • • • • •	is action is non-fi	nal					
<u> </u>	Since this application is in condition for allowa			secution as to the	morite is			
3) [closed in accordance with the practice under ion of Claims				ments is			
· ·	Claim(s) <u>1-30</u> is/are pending in the application	•						
•	4a) Of the above claim(s) is/are withdraw		ation					
	Claim(s) is/are allowed.	Wil from consider	ation.					
· · · · ·	☐ Claim(s) is/are allowed. ☐ Claim(s) <u>1-30</u> is/are rejected.							
	Claim(s) 7-30 is/are rejected. Claim(s) is/are objected to.							
	Claim(s) are subject to restriction and/o	r election require	ment					
	ion Papers	r election require	nent.					
9)⊠	The specification is objected to by the Examine	r.						
10) 🗌 🤈	The drawing(s) filed on is/are: a)☐ accep	oted or b) dobject	ed to by the Exam	iiner.				
•	Applicant may not request that any objection to the	e drawing(s) be hel	d in abeyance Se	e.37 CFR.1.85(a)				
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.								
	If approved, corrected drawings are required in rep	oly to this Office ac	tion.					
12) 🗌	The oath or declaration is objected to by the Ex	aminer.						
Priority u	ınder 35 U.S.C. §§ 119 and 120							
13)⊠	Acknowledgment is made of a claim for foreign	n priority under 35	U.S.C. § 119(a)	-(d) or (f).				
a)	☑ All b) ☐ Some * c) ☐ None of:							
	1. Certified copies of the priority documents	s have been rece	ived.					
	2. Certified copies of the priority documents have been received in Application No							
* 5	3. Copies of the certified copies of the prior application from the International Bu See the attached detailed Office action for a list	reau (PCT Rule 1	7.2(a)).		tage			
14) 🗌 A	Acknowledgment is made of a claim for domesti	c priority under 3	5 U.S.C. § 119(e)	(to a provisional a	application).			
a) The translation of the foreign language pro Acknowledgment is made of a claim for domesti	visional applicati	on has been rece	ived.	-			
Attachmen	_	o priority under o	C C.C.C. 33 120	and/01 121.				
	e of References Cited (PTO-892)	4) 🗌	Interview Summary	(PTO-413) Paper No(s))			
2) Notic	re of References Cited (F10-692) se of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲		atent Application (PTO-				
S. Patent and T	rademark Office ev. 04-01) Office Ac	tion Summary		Part of Paper No. 5	***			

Art Unit: 2857

Detailed Action

Specification

- 1. The specification is objected to because of the following minor informality:
 - Change the following titles for better formality:
 - i. "Technical Field" to "Field of Invention"
 - ii. "Background Art" to "Background of the Invention"
 - iii. "Disclosure of the Invention" to "Summary of the Invention"
 - Move "Summary of the Invention" right after "Background of the Invention" rather than having a separate page.

Claim rejection - 35 U.S.C. 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. <u>Claims 1-5, 8-13, 15-25 and 28-30</u> are rejected under 35 U.S.C. 102(e) as anticipated by <u>Hamada et al.</u>, "A High-Speed Boundary Search SHMOO Plot for ULSI Memories" (IEEE Article, hereafter "Hamada").

<u>In reference to claims 1 and 21</u>: <u>Hamada</u> teaches a method of testing operational boundaries (see <u>Hamada</u>, Introduction). The method includes:

· Art Unit: 2857

Discovering an operational range over a plurality of varying operating parameters for a device by testing points as defined by the plurality of varying operating parameters (see <u>Hamada</u>, Figs 1, 6 and page 5, section 2-1);

Discovering an operational boundary of the device that includes a plurality of boundary points just outside of the operational range without testing all the plurality of interior operational points (see <u>Hamada</u>, Figs. 9 and 11, page 8, paragraphs 2 and 3).

With regard to claims 2 and 22: as noted above in claims 1 and 21, <u>Hamada</u> further teaches that the method includes an automated search and testing of the operational boundary because <u>Hamada</u> inherently teaches that the algorithm in page 5 is implemented in a computer system to provide a faster search time (see <u>Hamada</u>, page 7, section 3).

With regard to claims 3 and 23: as noted above in claims 1 and 21, <u>Hamada</u> further teaches that varying first and second parameters (see <u>Hamada</u>, Figs. 8 and 9, <u>Shmoo</u> plots have two varying parameters in order to determine a pass or fail point) and hence no other parameter is used in the computation, it is inherent that the remaining parameters are held constant.

With regard to claims 4 and 24: as noted above in claims 1 and 21, <u>Hamada</u> further teaches that the method further includes:

Beginning from a known interior operational point (see <u>Hamada</u>, Fig. 3, saving pass/fail boundary points information) and testing adjacent points

Art Unit: 2857

in the first direction until an initial failure point is discovered where the initial failure point is one of the plurality of boundary points (see <u>Hamada</u>, Fig. 9); and

➤ Using the initial failure point, testing for and discovering each of the plurality of boundary points that are adjacently coupled until returning to the initial failure point (see <u>Hamada</u>, Fig. 7, the algorithm always has the initial fail point with test value increment).

With regard to claims 5 and 25: as noted above in claims 4 and 24, Hamada further teaches that the first direction varies in only one of the plurality of varying parameters in an increasing manner, holding all the remaining parameters constant (see <u>Hamada</u>, Table 1, pass/fail test where the second parameter is kept at a value of one or "some constant value "n" for each subsequent boundary condition).

With regard to claims 8 and 28: as noted above in claims 1 and 21, Hamada further teaches that the method includes setting an upper and lower limit for each of varying parameters that define operational limits of said operational boundary where points lying outside the operational limits are points of operational failures (see Hamada, Fig. 9, "*" represent pass boundary point with upper and lower limit based on the Shmoo grid lines).

With regard to claims 9 and 29: as noted above in claims 1 and 21, Hamada further teaches that the method includes setting an upper and lower limit of each of varying parameters that define operational limits as shown in Fig. 9. These limits are set

Art Unit: 2857

for a memory device, hence it is inherent that the failure points outside the defining operational limits would not be able to boot up and run test applications.

With regard to claims 10 and 30: as noted above in claims 1 and 21, Hamada further teaches that the method includes:

- Determining whether the plurality of boundary points is part of an interior fault region with in an operational boundary (see <u>Hamada</u>, Figs. 8 and 9)
- Discovering a second operational boundary of the device that includes a second plurality of boundary points just outside of the operational range of the plurality of boundary points is also part of the interior fault region (see Hamada, Fig. 9, areas in block 1 and 5 of the horizontal plot).

<u>In reference to claim 11</u>: as noted above in <u>claims 3 and 4</u>, <u>Hamada</u> further teaches that the method of testing operational boundaries includes:

- a) Varying a first and second operating parameter in a plurality of operating parameters, where the plurality operating parameters define points in an operating region for a device (see <u>Hamada</u>, Figs. 8 and 9, <u>Shmoo</u> plots have two varying parameters in order to determine a pass or fail point).
- b) Beginning from a known operational point of the device (see <u>Hamada</u>, Fig. 3, saving pass/fail boundary points information), testing adjacently coupled points in a direction until an initial failure point is discovered (see Fig. 9).
- C) Beginning from the initial failure point, testing for and discovering each of a plurality of failure points (see <u>Hamada</u>, Fig. 9) that are adjacently coupled until returning to the initial failure point (since the process is recursive, Fig. 6, test start point selection),

Art Unit: 2857

the plurality of failure points defining an operational boundary for the device that bounds an operational range including a plurality of interior operational points within the operating region of the device (see <u>Hamada</u>, Fig. 8, Boundary Search <u>Shmoo</u> Plot).

With regard to claim 12: as noted above in claims 2 and 11, Hamada further teaches that the steps (a) through (c) are performed automatically because it is inherent that the algorithm in page 5 of Hamada is implemented in a computer system to provide a faster search time (Hamada, page 7, section 3).

With regard to claim 13: as noted above in claim 11, Hamada further teaches that the direction of the method of testing the operational boundaries of the first variable varies in an increasing manner by holding the remaining parameters constant (see Hamada, Table 1, Boundary Point Data, notice that only "X" value is allowed to vary).

With regard to claims 15 and 16: as noted above in claim 11, Hamada further teaches that the method of testing includes:

- d) Discovering if said plurality of failure points bound an interior fault region within the operational range (see <u>Hamada</u>, Fig. 9); further discovering the interior fault region if a last point that has been tested in a set of adjacent points that are examined from the beginning point to an operational limit in the same direction is an operational point (see *Hamada*, Fig. 7, test start point and Fig. 9 test point).
- e) Testing for second plurality of failure points if all of known plurality of interior operational points do not lie with in the plurality of failure points (see <u>Hamada</u>, Figs. 8 and 9); and

Art Unit: 2857

With regard to claim 17: as noted above in claim 16, <u>Hamada</u> further teaches that the method includes testing for and discovering each of a second plurality of failure points that are adjacently coupled until returning the last point and the second plurality of failure points defining a second operational boundary that bounds the operational range with in the operating region for the device (see <u>Hamada</u>, Fig. 9, blocks 1 and 5 on the horizontal axis).

With regard to claim 18: as noted above in claim 11, <u>Hamada</u> further teaches that the device described in a memory and a memory is a chip forming an integrated circuit (see <u>Hamada</u>, Abstract).

With regard to claim 19: as noted above in claim 11, <u>Hamada</u> further teaches that the method includes identifying the type of fault at each plurality of failure points (see <u>Hamada</u>, Fig. 9, area where failure test points are attributed).

With regard to claim 20: as noted above in claim 11, <u>Hamada</u> further teaches that the method includes a voltage as an operating parameter (see <u>Hamada</u>, Fig. 12 (d)).

Claim rejection - 35 U.S.C. 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. <u>Claims 6, 7, 14, 26 and 27</u> are rejected under 35 U.S.C. 103(a) as being unpatentable over *Hamada* in view of *Huston et al.* (U.S. Patent 6,079,038).

Art Unit: 2857

In reference to claims 6, 7, 14, 26 and 27: as noted above in claims 4 and 24, Hamada further teaches testing operational boundaries from a known interior operational point (see <u>Hamada</u>, page 6, section 2-3). The method also includes a recursive test start point selection (see <u>Hamada</u>, Fig. 6). However, <u>Hamada</u> does not teach testing adjacent points in a circular direction starting from known and adjacent interior operational point.

Huston et al. teaches testing adjacent points in a circular direction starting from known and adjacent interior points (see <u>Huston et al.</u>, Fig. 17 and column 10, lines 47-52).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the recursive test start selection method as taught by <u>Hamada</u> and incorporate a circular recursive testing method as discussed in <u>Huston et al</u>. in order to provide most definite search method because circular (clockwise or counter-clockwise) recursive method allows the user to explore a three dimensional <u>Shmoo</u> plot with adding too much over head on the computation time (see <u>Huston et al.</u>, column 10, lines 47-65).

Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant disclosure.
 - Carney (U.S. 6,418,387) teaches method and system for generating a binary Shmoo plot in n-dimensional space.

Art Unit: 2857

- Niggemeyer et al. (IEEE Journal) teaches the method for parametric builtin self-test using on-chip phase-locked loops.
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Elias Desta whose telephone number is (703)-305-3840. The examiner can normally be reached on M-Thu (8:00-6:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Marc S. Hoff can be reached on (703)-308-1677. The fax phone numbers for the organization where this application or proceeding is assigned are (703)-308-5841 for regular communications and (703)-308-5841 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-308-1782.

Elias Desta Examiner Art Unit 2857

-ed

June 25, 2003

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800